搜尋專利授權區
關鍵字
選單
專利授權區


專利授權區
專利名稱(英) CLOCK TREE IN CIRCUIT HAVING A POWER-MODE CONTROL CIRCUIT TO DETERMINE A FIRST DELAY TIME AND A SECOND DELAY TIME
專利家族 中華民國:I544305
美國:9,477,258
專利權人 國立清華大學 25% ,財團法人工業技術研究院 50% ,中原大學 25%
發明人 周仲韓,(中原大學)黃世旭,張世杰,(工研院)聶佑庭
技術領域 資訊工程
專利摘要(英)
A clock tree in a circuit and an operation method thereof are provided. The clock tree includes at least two sub clock trees, at least two voltage-controllable power-mode-aware (PMA) buffers and a power-mode control circuit. The PMA buffers delay a system clock to serve as the delayed clock, and provide respectively the delayed clock to the sub clock trees. The power-mode control circuit provides at least two first power information to at least two function modules respectively, wherein a power mode of each of the function modules is determined according to the first power information respectively. The power-mode control circuit provides at least two second power information to the PMA buffers respectively, wherein a delay time of each of the PMA buffers is determined according to the second power information respectively.
聯絡資訊
承辦人姓名 李曉琪
承辦人電話 03-5715131 #31061
承辦人Email hsiaochi@mx.nthu.edu.tw
我有興趣 BACK