專利授權區國立清華大學國際產學營運總中心 Operations Center for Industry Collaboration

搜尋專利授權區

關鍵字

» 新增關鍵字

選單

專利授權區

專利授權區
專利名稱(中)	前饋等化器及使用其的電壓模態信號發射器
專利名稱(英)	FEED-FORWARD EQUALIZER AND VOLTAGE-MODE SIGNAL TRANSMITTER USING THEREOF
專利家族	中華民國：I823731 美國：12,034,574
專利權人	國立清華大學 100.00%
發明人	彭朋瑞,陳彥廷
技術領域	電子電機

專利摘要(中)
一種前饋等化器及使用其的電壓模態信號發射器。前饋等化器包括輸出端、多個抽頭驅動器以及控制電路。每個抽頭驅動器包括細胞驅動器。控制電路包括前饋等化器控制迴路以及阻抗控制迴路。前饋等化器控制迴路包括與一部分的細胞驅動器相對應的第一複製電路。前饋等化器控制迴路依據第一複製電路產生第一參考電壓。阻抗控制迴路包括與前饋等化器中細胞驅動器相對應的第二複製電路。阻抗控制迴路依據第一參考電壓以及第二複製電路產生第二參考電壓。抽頭驅動器受控於第一與第二參考電壓而調整其自身的輸出阻抗。

專利摘要(中)

一種前饋等化器及使用其的電壓模態信號發射器。前饋等化器包括輸出端、多個抽頭驅動器以及控制電路。每個抽頭驅動器包括細胞驅動器。控制電路包括前饋等化器控制迴路以及阻抗控制迴路。前饋等化器控制迴路包括與一部分的細胞驅動器相對應的第一複製電路。前饋等化器控制迴路依據第一複製電路產生第一參考電壓。阻抗控制迴路包括與前饋等化器中細胞驅動器相對應的第二複製電路。阻抗控制迴路依據第一參考電壓以及第二複製電路產生第二參考電壓。抽頭驅動器受控於第一與第二參考電壓而調整其自身的輸出阻抗。

專利摘要(英)
A feed-forward equalizer and a voltage-mode signal transmitter using thereof are provided. The feed-forward equalizer (FFE) includes an output, a plurality of tap drivers, and a control circuit. Each tap driver includes a cell driver. The control circuit includes a FFE control loop and an output impedance control loop. The FFE control loop includes a first replica circuit corresponding to a portion of the plurality of cell drivers. The FFE control loop generates a plurality of first reference voltages according to the first replica circuit. The output impedance control loop includes a second replica circuit corresponding to the plurality of cell drivers in the FFE. The output impedance control loop generates a plurality of second reference voltages according to the first reference voltages and the second replica circuit. The tap drivers are controlled by the first and second reference voltages to adjust its own output impedance respectively.

專利摘要(英)

A feed-forward equalizer and a voltage-mode signal transmitter using thereof are provided. The feed-forward equalizer (FFE) includes an output, a plurality of tap drivers, and a control circuit. Each tap driver includes a cell driver. The control circuit includes a FFE control loop and an output impedance control loop. The FFE control loop includes a first replica circuit corresponding to a portion of the plurality of cell drivers. The FFE control loop generates a plurality of first reference voltages according to the first replica circuit. The output impedance control loop includes a second replica circuit corresponding to the plurality of cell drivers in the FFE. The output impedance control loop generates a plurality of second reference voltages according to the first reference voltages and the second replica circuit. The tap drivers are controlled by the first and second reference voltages to adjust its own output impedance respectively.

聯絡資訊
承辦人姓名	李曉琪
承辦人電話	03-5715131 #31061
承辦人Email	hsiaochi@mx.nthu.edu.tw